

MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A




# OTIC EILE COPY

TECHNICAL REPORT RD-RE-86-10

FAST MICROCOMPUTER CONTROL OF A MAGNETO-OPTIC SPATIAL LIGHT MODULATOR

D. J. Lanteigne,
T. D. Hudson
Research Directorate
Research, Development, and Engineering Center



AUGUST 1986



# U.S. ARMY MISSILE COMMAND

Redetone Arsenal, Alabama 35898-5000

Approved for public release; distribution is unlimited.

#### SECURITY CLASSIFICATION OF THIS PAGE

SECURITY CLA	SSIFICATION C	F IHIS	PAGE					
REPORT DOCUMENTATIO			N PAGE		ł	Form Approved OMB No. 0704-0188 Exp. Date Jun 30, 1986		
1a. REPORT SECURITY CLASSIFICATION Unclassified			1b. RESTRICTIVE MARKINGS					
2a. SECURITY	CLASSIFICATIO	N AUTI	HORITY		3. DISTRIBUTION	N/AVAILABILITY OF	REPORT	
2b. DECLASSI	ICATION / DOV	VNGRA	DING SCHEDU	JLE	Approved is unlim	for public in ited.	release	e; distribution
4. PERFORMIN	IG ORGANIZAT	ION RE	PORT NUMBE	R(S)	5. MONITORING	ORGANIZATION RE	PORT NU	MBER(S)
TR-RD-RE-	86-10							
Research	PERFORMING Dir. and Eng		IZATION	6b. OFFICE SYMBOL (If applicable)  AMSMI-RD-RE	7a. NAME OF MONITORING ORGANIZATION			
	City, State, an		ode)		7b. ADDRESS (C	ity, State, and ZIP C	ode)	
ATTN: AMSM	sile Command I-RD-RE senal, AL 358	98						
8a. NAME OF ORGANIZA		ONSORIN	NG	8b. OFFICE SYMBOL (If applicable)	9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER			
8c. ADDRESS (	City, State, and	I ZIP Co	de)	<del></del>	10. SOURCE OF	FUNDING NUMBERS	,	
					PROGRAM ELEMENT NO.	PROJECT NO.	TASK NO.	WORK UNIT ACCESSION NO
11. TITLE (Incl	ude Security C	lassifica	tion)			<u> </u>		
Fast Micr	ocomputer	Cont	rol of a	Magneto-Optic S	patial Light	t Modulator		
12. PERSONAL D. J. Lan		d T	D Wudson		<u> </u>			· · · · · · · · · · · · · · · · · · ·
13a. TYPE OF		u 1.	13b. TIME CO		14. DATE OF REPO	ORT (Year, Month, D	(av) 15	PAGE COUNT
Final			FROM	то		August		
16. SUPPLEME	NTARY NOTAT	TION						
17.	COSATI			18. SUBJECT TERMS (	Continue on rever	se if necessary and	identify b	y block number)
FIELD	GROUP	SUE	3-GROUP					
			<del></del>	<b>1</b>				
19. ABSTRACT (Continue on reverse if necessary and identify by block number)  Microcomputer control of the Litton magneto-optic spatial light modulator has been implemented in a FORTH-derived language. An image can be written to the 16,384 pixels of the device in a little over a second, and software is easily modified to meet research needs.								
20. DISTRIBUTION / AVAILABILITY OF ABSTRACT  UNCLASSIFIED/UNLIMITED  SAME AS RPT.  DTIC USERS				RPT. DTIC USERS		CURITY CLASSIFICA	TION	
22a. NAME OF RESPONSIBLE INDIVIDUAL					(Include Area Code)	22c OFF	ICE SYMBOL	

**DD FORM 1473, 84 MAR** 

83 APR edition may be used until exhausted All other editions are obsolete

SECURITY CLASSIFICATION OF THIS PAGE

## TABLE OF CONTENTS

		Page
I.	INTRODUCTION	1
II.	THE LITTON 128-03 SPATIAL LIGHT MODULATOR	2
III.	SOFTWARE CONTROL OF THE LITTON DEVICE	4
IV.	CONCLUSION	8
	REFERENCES	10
	APPENDIT	A-1



# LIST OF ILLUSTRATIONS

Figure	<u>Title</u>	Page
1	Optical Modulation Through the Magneto-Optic (Faraday) Effect	1
2	Pixel Structure of the Magneto-Optic Spatial Light Modulator	2
3	Pulse Timing Diagram of 1D128 Algorithm	5
4	Pulse Timing of LITTON Algorithm	7
5	Images Displayed on the Litton Magneto-Optic Spatial Light Modulator	q

#### I. INTRODUCTION

The practical use of coherent optical correlators for target recognition demands a spatial light modulator capable of displaying input images and filters in real time. A candidate for this role is the magneto-optic spatial light modulator manufactured by Litton and Semetex [1]. The modulator is a partially transparent array of pixels on a semiconductor chip. Each pixel is made of a magnetic film that exhibits Faraday rotation of polarized light. The sense of the rotation, either to the right or to the left, depends upon the magnetic polarity of the film, either "up" or "down". Figure 1 shows how the magnetic state of a pixel can be viewed as a binary modulation of the light amplitude passing through it. The polarity of each pixel can be controlled by means of currents driven through a grid of conductors surrounding the pixels, with the aid of an externally applied magnetic field.

The accomplishment outlined in this report is the control of a 128 x 128 pixel array light modulator by an 8085-based microcomputer programmed in the FORTH language. Litton supplied assembler software to control the device via a 6502 processor, but straight assembler code is difficult to modify for the changing needs of a laboratory situation. The FORTH language provides this flexibility, offers high level constructs such as DO loops, and supports assembler sub-routines for fast operation. In the final version of the FORTH software, an image could be written to the Litton magneto-optic spatial light modulator in 1.2 seconds at an average rate of one pixel every 73 microseconds.




Figure i. Optical modulation through the magneto-optic (Faraday) effect.

#### II. THE LITTON 128-03 SPATIAL LIGHT MODULATOR

The magneto-optic device used in this work was a Litton 128-03 LIGHT-MOD. It consists of a square array of 128 x 128 pixels on 76  $\mu m$  centers. Each pixel is 58  $\mu m$  x 58  $\mu m$ . Conducting lines deposited on the chip form a grid between the pixels. One corner of each pixel is ion implanted so as to be especially susceptible to applied magnetic fields (see Figure 2).

In operation, currents are driven simultaneously through two orthogonal lines. At their intersection, they produce a sufficiently strong field to set the polarity of the implanted corner on the nearest pixel. Then, with the aid of an externally applied magnetic field from a coil surrounding the chip, the magnetic domain of the new state expands to cover the whole pixel. The polarization state of the light passing through the pixel is then changed accordingly [2].

The driver electronics of the light modulator serve to direct the current pulses on the chip and in the external field coil. Although some of the drive electronics are fabricated together with the magneto-optic chip, most are on an external circuit card. Although the light modulator is capable of switching one row or column at a time, the currently available driver can address only one pixel at a time [3].

A pixel is switched by sending two addresses, two timing signals, and a polarity signal to the driver board. All signal levels are TTL standard. Two seven-bit addresses serve to specify the X and Y coordinates of a pixel. A negative-going edge on line PT triggers the current pulses on the chip that




Figure 2. Pixel structure of the magneto-optic spatial light modulator.

intersect at the addressed pixel. A negative-going edge on the line PC triggers the current pulse through the field coil. The polarity signal on line SPA7 determines the direction of both chip and coil currents, so as to write or erase the pixel.

The time at which each pulse is triggered is controlled by software, but pulse widths are set by the driver board. The duration of chip current pulses triggered by edge PT are timed by a one-shot to one microsecond. Likewise, the coil current pulse is set to last for about 0.6 millisecond. A shorter coil pulse is not practical because of the long inductive time constant of the coil.

MODOCONO MODERNO RICE

#### III. SOFTWARE CONTROL OF THE LITTON DEVICE

general algebracies and exercise and exercised and exercis

Control of the Litton device was achieved with a Zenith Z-100 microcomputer using an 8085A microprocessor. The software was developed in a dialect of the FORTH language (4th, by United Controls Corporation) [5]. FORTH-based languages are well-suited to device control, as they can incorporate fast assembly-language routines into code, as well as supporting high-level programming tools [4].

The Litton device was operated in the bias-assist mode, which means that chip and coil currents were active simultaneously, so as to minimize power dissipation in the chip. In the bias-assist mode, X and Y pixel addresses must be set at the proper ports of the driver card, and then the SPA7 polarity bit, which will determine current flow direction and thus the final state of the pixel. Coil current is then triggered by the falling edge of PC. After allowing 225 µsec for the current in the field coil to build up against inductive delay, PT triggers the chip currents that effect the pixel write or erase operation.

The first routine to implement the bias-assist mode was called "1D128" (see appendix). 1D128 implements a doubly-nested 128 x 128 DO loop. The loop counters I and J represent the pixel addresses, and are both placed on the microprocessor stack. (FORTH uses a stack-oriented, RPN arithmetic). The counters are also used to calculate the computer memory address that contains the bit representing that pixel, and a bit mask to sift that one bit out of its memory address. These values are passed on the stack to assembly language routine 1N128, which determines the polarity of the pixel, and activates PC and SPA7 simultaneously. A delay loop is run for 225 µsec (COIL.RISE.DELAY), and then the X and Y values are output to ports that connect to the driver card address lines. PT is then activated, and control returns to 1D128 to set up the parameters for the next pixel and start again after the coil current has decayed. A schematic of the pulse timing is shown in Figure 3.

ID128 writes an image to the 16,384 pixels of the device in 48 seconds. The algorithm is slow because the delay between pixels is set by the near-millisecond time constant of the coil current and the unexpectedly high overhead time associated with doubly-nested DO loops. A faster approach is to erase all pixels under the cover of one long coil current pulse, then reverse the polarity of the coil current, and write to all required pixels. In this fashion, the delay between addressing of consecutive pixels is limited only by the speed of the microprocessor in loading the pixels of the bitmapped image and sending them out with proper addresses and timing signals. The coil current can be prolonged indefinitely by repeatedly retriggering the one-shot that shapes the pulse.

The faster algorithm for writing to the Litton device is shown in the appendix. The word LITTON first invokes the word ERAl28, which performs a 128 step DO loop, each time invoking the assembly language routine ERASEROW. ERASEROW, in turn, sets up a coil pulse of erase polarity and triggers chip currents to sequentially erase all the pixels in a row, while periodically retriggering the coil current. After ERAl28 is completed, the whole device has been erased. In the same fashion, WRITE128 repeatedly invokes WRITEROW.




Figure 3: Pulse Timing Diagram of 10128 Algorithm.

WRITEROW has a logic similar to ERASEROW, except that the bitmap location corresponding to each pixel must be tested to see if a PT signal is required for a write at that spot. On each row, only the "on" pixels are written to, while the coil current is repeatedly refreshed by pulsing PC low. Pulse timing is shown in Figure 4. A complete erase and write operation takes 1.2 seconds.

If one wishes to study these routines, it is helpful to know that the pixel X address is mapped to an 8-bit port labelled X.CTL.PORT, as the Y address is mapped to Y.CTL.PORT. A single port called either COIL.CTL.PORT or TRIGGER.CTL.PORT maps SPA7 (the least significant or zeroth bit), PT (the first bit), and PC (the second bit). The other five bits of the port are unused. All assembler mnemonics are based on Intel standard, but the operands precede the mnemonics, and FORTH conditional constructs such as BEGIN ... ENDZ (end on zero) are used.





Figure 4: Pulse Timing of LITTON Algoritim.

Weed (12.11.11.11.11)

#### IV. CONCLUSION

Figure 5 shows two images written to the Litton device using the FORTH word LITTON. The combination erase/write operation takes 1.2 seconds. (As is usual for this device, some pixels are switched on randomly, due to varying magnetic susceptibility across the face of the chip). This is satisfactory for laboratory work, but is probably near the lower limit possible for microprocessor control of the present driver electronics. The sequential fetching of data, calculation, and output of addresses and timing signals takes far longer than the approximately 1 microsecond needed to switch a pixel. Increasing the writing speed to video frame rates and beyond will require simultaneous, parallel addressing of a whole row of pixels, perhaps supported by some form of direct memory access that bypasses the microprocessor. However, in lieu of such special purpose hardware, FORTH based software will continue to provide a suitable combination of speed, flexibility, and ease of modification for changing laboratory needs.






Figure 5. Images displayed on the Litton magneto-optic spatial light modulator.

#### REFERENCES

- 1. Ross, W. E., Snapp, K. M., Anderson, R. H., "Fundamental Characteristics of the Litton Iron Garnet Magneto-Optic Spatial Light Modulator, "Advances in Optical Information Processing, SPIE Vol 1. 388, (1983).
- 2. Psaltis, D., Paek, E. G., Venkatesh, S. S., "Optical Image Correlation with a Binary Spatial Light Modulator, "Optical Engineering, Nov/Dec 1984, Vol. 23, No. 6, p. 698.
- 3. Weeks, M. J., "128 x 128 Semi-Hybrid Printed Circuit Driver Card Functional Description," (Litton Manual), March 1985.
- 4. Brodie, L., Starting Forth, Prentice-Hall, 1981.
- 5. Jennings, R. S., The 4th Language Reference Manual, (United Controls Corporation, Huntsville, AL).

APPENDIX

#### **APPENDIX**

#### 1D128

```
1ND128.4TH
DATAC 1 1 COIL.FALL.DELAY
DATA[ 61 ] COIL.RISE.DELAY
CODE 1N128 ( X*256+Y, bitmask,bitmapADDR--)
  H POP,
          ( get bitmapADDR into regHL)
                                                                        ( 10T)
  D POP.
            ( get bitmask into regE, regD unaffected)
                                                                       ( 10T)
  A E MOV,
                                                                       ( 4T)
  M ANA,
                                                                         7T)
  IFNZ A PIXEL.ON MVI, THEN
                                                                       ( 10T)
                                                                       ( 4T)
  D A MOV,
  PC.LEADING.EDGE ORI, TRIGGER.CTL.PORT OUT,
                                                                       ( 17T)
                                                                          4T)
  A D MOV,
  PC.TRAILING.EDGE DRI, TRIGGER.CTL.PORT OUT.
                                                                       ( 17T)
  " COIL.RISE.DELAY LHLD, BEGIN
                                                                       ( 16T)
                                                                       ( 14T)
      L DCR, ENDZ
  H POP, ( Y into regL, X into regH) A L MOV, Y.CTL.PORT OUT,
                                                                       ( 10T)
                                                                       (14T)
                                                                       ( 14T)
  A H MOV, X.CTL.PORT OUT,
  A D MOV, ( restore SPA7 bit)
                                                                       ( 4T)
  PT.LEADING.EDGE ORI, TRIGGER.CTL.PORT OUT,
                                                                       ( 17T)
  A D MOV,
                                                                       ( 4T)
                                                                       ( 17T)
  PT.TRAILING.EDGE ORI, TRIGGER.CTL.PORT OUT,
     COIL.FALL.DELAY LHLD, BEGIN
                                                                       ( '16T)
                                                                       ( 12T)
       NOP, NOP, NOP,
       L DCR, ENDZ
                                                                       ( 14T)
: 1D128 ( display bitmap to L-128)
  127 0 DO
     127 0 DO
       I SHLB J DR ( leave X*256+Y on stack)
       I 8 /MOD DROP ORTABLE + B@ ( leave bitmask on stack)
       I J CELLADR 8 / BITMAP + ( leave address on stack)
           1N128
    LOOP
  LOOP
OCOOOOOB CONST PIXEL.OFF
OOOOOOO1B CONST PIXEL.ON
11111100B CONST PT.LEADING.EDGE
11111110B CONST PT.TRAILING.EDGE
 11111010B CONST PC_LEADING.EDGE
 11111110B CONST PC.TRAILING.EDGE
```

```
: LITTON ERA128 WRITE128 ;
ERASEMAP .4TH
00000000 CONST LEADING.EDGE
000001108 CONST TRAILING.EDSE
CODE ERASEROW
   H & MOV, L C MOV, '' 4TH. PROGRAM. COUNTER SHLD.
                                                           ( 10T)
   B POP. ( PLACES I, THE Y-COORDINATE INTO REG C )
  9 127 HVI,
                                                           ( 7T)
   A PC.LEADING.EDGE MVI, TRIGGER.CTL.PORT OUT,
                                                           ( 17T)
   A PC.TRAILING.EDGE MVI, TRIGGER.CTL.PORT OUT,
                                                           ( 17T)
   " COIL RISE DELAY LHLD, DEGIN
                                                           ( 16T)
      L DCR, ENDZ
                                                           ( 14T)
DEGIN
   A C MOV, Y.CTL.PORT OUT,
                                                           ( 14T)
   A B MOV, X.CTL.PORT OUT,
                                                           ( 14T)
   A LEADING . EDGE MVI, COIL . CTL . PORT OUT,
                                                          ( 17T)
                                                          ( 17T)
   A TRAILING .EDGE MVI, COIL .CTL .PORT OUT,
                                                           (14T)
   B DCR, ENDZ
" 4TH.PROGRAM.COUNTER LHLD, B H MOV, C L MOV,
: ERA128
    127 0 DO
           ERASEROW
           LOOP
```

LITTON.4TH

" ERASEMAP.4TH" LOAD " WRITEMAP.4TH" LOAD

#### WRITEMAP.4TH

```
2 BLOCK BITMAPADDR
11111001B CONST PC.PT.LEAD
11111111B CONST TRAILING.WRITE
11111011B CONST PC.LEAD.WRITE
CODE WRITEROW
   H B MOV. L C MOV. '' 4TH . PROGRAM . COUNTER SHLD .
                                                              ( 7T)
   D POP.
            ( PLACES I, THE Y-COORDINATE INTO REG E, REG D
UNAFFECTED)
                                                              ( 10T)
   A E MOV, Y.CTL.PORT DUT,
                                                              ( 14T)
   A PC.LEAD.WRITE MVI, TRIGGER.CTL.PORT OUT,
                                                              (17T)
   A TRAILING . WRITE MVI, TRIGGER.CTL.PORT OUT,
                                                              ( 17T)
   " COIL RISE DELAY LHLD, BEGIN
                                                              ( 16T)
      L DCR. ENDZ
                                                              (14T)
BEGIN
  " BITMAPADDR LHLD.
                                                              ( 16T)
  A L MOV, 1 ADI,
                                                              (11T)
  L A MOV,
                                                              ( 4T)
  IFC
  A H MOV, 1 ADI, H A MOV,
                                                              ( 15T)
    D H MOV, E L MOV,
                                                              ( BT)
    " BITMAPADDR SHLD.
                                                              ( 16T)
B O MVI,
                                                                7T)
BEGIN
  A B MOV, O SUI,
                                                              ( 11T)
IFZ
  D LDAX.
                                                              ( 7T)
ELSE
  A L MOV.
                                                              ( 4T)
THEN
  RAL,
                                                              ( 4T)
 L A MOV.
                                                              ( 4T)
IFC
  A C MOV.
                                                              ( 4T)
  RLC, RLC, RLC,
                                                              ( 12T)
  B ADD, X.CTL.PORT OUT,
                                                             ( 14T)
  A PC.PT.LEAD MVI, TRIGGER.CTL.PORT OUT,
                                                             ( 17T)
  A TRAILING. WRITE MVI, TRIGGER.CTL.PORT OUT,
                                                             ( 17T)
ELSE
  A PC.LEAD.WRITE MVI, TRIGGER.CTL.PORT OUT,
                                                             ( 17T)
  A TRAILING. WRITE MVI. TRIGGER.CTL.PORT OUT,
                                                             ( 17T)
THEN
                                                             ( 21T)
   B INR, A B MOV, B SUI, ENDZ
                                                             ( 21T)
  C INR, A C MOV, 16 SUI, ENDZ
" 4TH.PROGRAM.COUNTER LHLD, B H MOV, C L MOV,
: WRITE128
   BITMAP 1- BITMAPADDR !
   127 0 DO
         WRITEROW
3
```

## DISTRIBUTION

	No. Copies
Commander	
US Army Research Office	
ATTN: AMXRO-PH, Dr. R. Lonta	
P. O. Box 12211	5
Research Triangle Park, MC 27709	
US Army Research and Standarisation Group (Europe)	
ATTH: AMXSH-E-RX, LTC D. R. Reinhard	1
Box 65	•
FPO New York 09510	
Commander	
US Army Materiel Development and Readiness Command	
ATTN: Dr. James Bender	1
Dr. Gordon Bushes	ī
5001 Eisenhover Avenue	
Alexandria, VA 22333	
Headquarters, Departmet of the Army	
Office of the DCS for Research, Development & Acquisition	
ATTN: DAMA-ARZ	1
Room 3A474, The Pentagon	
Washington, DC 20301	
OUSDR6 E	
Room 3D1079, The Pentagon	1
Washington, DC 20301	_
Director	
Defense Advanced Research Project Agency	
1400 Wilson Boulevard	1
Arlington, VA 22209	_
OUSDR4 E	
ATTN: Dr. G. Gemota	1
Deputy Assistant for Research (Research in Advanced Technology)	_
Room 3D1067, The Pentagon	
Washington, DC 20301	
Director of Defense Research and Engineering	
Engineering Technology	1
Washington, DC 20301	

	Mo. Copies
Director Defense Advanced Research Projects Agency/STO	
ATTM: Commander T. F. Weiner	1
D. W. Waish	1
1400 Wilson Bouleverd Arlington, VA 22209	
Commader	
US Army Aviation Systems Command 12th and Spruce Streets	1
St. Louis, MO 63166	
Director	
US Army Air Hobility Research & Development Laboratory Ames Research Center	1
Hoffett Field, CA 94035	
Common don	
US Army Electronics Research & Development Command	
ATTN: AMBEL-TL-T, Dr. Jacobs	1
DELEW-R, Henry E. Sonntag	i
Fort Honmouth, NJ 07703	
Director	
US Army Night Vision Laboratory	
ATTN: John Johnson	1
John Deline Peter VanAtta	1
Fort Belvoir, VA 22060	1
Commender	
US Army Picatinny Arsenal Dover, NJ 07801	1
20001, NS 07801	
Commander	
US Army Harry Diamond Laboratories	1
Adelphi, MD 20783	
Commander US Army Foreign Science and Technology Center	
ATTN: W. S. Alcott	1
Federal Office Building	•
220 7th Street, WE	
Charlottesville, VA 22901	
Commander	
US Army Training and Doctrine Command	1
Fort Monroe, VA 22351	

	No. Copies
Director Rellistic Missile Diferes Advanced Wesheelery Contra	
Ballistic Missile Defense Advanced Technology Center ATTN: ATC-D	,
ATC-0	1 1
ATC-R	î
ATC-T	1
P. O. Box 1500	
Huntsville, AL 35808	
Commander	
US Naval Air Systems Command Missile Guidance and Control Branch	•
Washington, DC 20360	1
•	
Chief of Naval Research	
Department of the Navy	1
Washington, DC 20301	
Commander	
US Naval Air Development Center	1
Warminister, PA 18974	
Commander, US Naval Ocean Systems Center	1
Code 6003, Dr. Harper Whitehouse	
San Diego, CA 92152	
Director, Naval Research Laboratory	
ATTN: Dave Ringwolt	1
Code 5570, T. Gialhorinzi	1
Washington, DC 20390	
Commander, Rome Air Development Center	
US Air Force	
ATTN: James Wasielewski, IRRC	1
Griffiss Air Force Base, NY 13440	
Commander, US Air Force, AFORSR/NE	
ATTN: Dr. J. A. Neff	1
Building 410, Bolling Air Force Rasa	
Washington, DC 20332	
Commander, US Air Force Avionics Laboratory	
ATTN: D. Rees	1
W. Schoonover	1
Dr. E. Chempaign	1
Dr. J. Ryles Gale Urban	I
Devid L. Flannery	1
Wright Patterson Air Force Rase. OH 45433	•

	No. Copies
Commander, AFATL/LMT	
ATTN: Charles Warren	1
Eglin Air Force Base, FL 32544	
15 12 12 12 12 12 12 12 12 12 12 12 12 12	
Environmental Research Institute of Michigan	
Radar and Optics Division	
ATTN: Dr. A. Kozma	1
Dr. C. C. Aleksoff	1
Juris Upatnieks	
P. O. Box 8618	
Ann Arbor, MI 41807	
IIT Research Institute	
ATTN: GACIAC	1
10 West 35th Street	
Chicago, IL 60616	
Dr. J. G. Castle	1
9801 San Gabriel, NE	
Albuquerque, NM 87111	
Commander, Center for Naval Analyses	
ATTN: Document Control	1
1401 Wilson Boulevard	
Arlington, VA 22209	
Dr. J. W. Goodman	
Information Systems Laboratory	1
Department of Electrical Engineering	1
Stanford University	
Stanford, CA 04305	
Eric G. Johnson, Jr.	1
Mational Bureau of Standards	
325 S. Broadway	
Boulder, CO 80302	
Dr. Nicholas George	1
The Institute of Optics	
University of Rochester	
Rochester, NY 14627	
Neval Avionics Pacility	1
Indianapolis, IN 46218	
Dr. David Cassasent	1
Cernegie Hellon University	
Hemerschage Kall, Room 106	
Pittsburg, PA 15213	

	No. Copies
Professor Anil K. Jain Department of Electrical Engineering University of California, Davis Davis, CA 95616	1
Terry Turpin Department of Defense 9800 Savage Road Fort George G. Meade, MD 20755	1
Dr. Stuart A. Collins Electrical Engineering Department Ohio State University 1320 Kennear Road Columbus, OH 43212	1
US Army Materiel Systems Analysis Activity ATTN: AMXSY-MP Aberdeen Proving Ground, MD 21005	1
US Army Night Vision Laboratory ATTN: DELNV-L, Dr. R. Buser Ft. Belvoir, VA 22060	1
Dr. F. T. S. Yu Penn State University Department of Electrical Engineering University Park, PA 16802	1
Dr. William P. Bleha Liquid Crystal Light Valve Devices Hughes Aircraft Company 6155 El Camino Carlsbad, CA 92008	1
Dr. Henri Arsenault Universite Laval Department de Physique Quebec, P.Q. GlK 7P4 Canada	1
Dr. Richard Juday NASA Johnson Space Center Code EE-6 Houston, TX 77058	1

**የአውድ መመመው ውዕብ የተመ**ረጓ መንድ ያለው ውዕብ የተመሰው ያለው የመርካት የሚያው የተመሰው አለት የሚያው የመርካት ለመርካት ለመርካት የመርካት ለመርካት ለመርካት ለመርካት የመ

	No. Copies
Dr. Steve Butler Electro-Optical Terminal Guidance Branch Armament Laboratory	1
Eglin Air Force Base, FL 32542	
James F. Hawk Physics Dept. Univ. Alabama University Station Birmingham, AL 35294	1
Dr. Robert Kallman Mathematics Dept. North Texas State University Denton, TX 76203	1
Dr. Richard Munis US Army CRREL	1
72 Lyme Mill Rd	
Hanover, NH 03755	
Dr. J. G. Duthie Physics Dept. Univ. Alabama Huntsville, AL 35812	1
AMSMI-RD, Dr. McCorkle	
Dr. Rhoades	1
-TI, Jerry Hagood	1
-AS, W. Pittman	1
-GC, J. A. McLean	1
-RE, Dr. R. L. Hartman	1
Dr. J. S. Bennett	1
Mr. D. J. Lanteigne	80
Dr. D. A. Gregory -SS	1
-RD-CS-R, Reference	15
-RD-CS-T, Record Copy	1
-0	1

	No. Copies
AMSMI-Y	1
-GC-IP, Mr. Voigt	1
AMCPM-PE-E, John Pettitt	1
-PE	1